

CMOS Emerging Architectures

Kirsten E. Moselund, EPFL & PSI



A bit about my background.....

M.Sc in Engineering (Energy), DTU, Denmark



Ph.D in Microelectronics from EPFL, 2008

- Silicon CMOS, strain enhancement

Technology development, cleanroom

IBM Research Europe Zurich 2008- 2015, Post-doc, RSM

- Low-power electronics, III-V on Si integration for electronics.

IBM Research Europe – Zurich, 2016-2021,

Mgr. Materials Integration & Nanoscale Devices Group

- ~25 people, TEM & MOCVD facility, 5 Pl's
- Materials development, nanoscale thermometry,
 optoelectronic devices, Cryo electronics, Neuromorphic
- ERC StG on nanophotonics







My current position



- Professor at EPFL 40%
 - Integrated Nanoscale Photonics and Optoelectronics Laboratory (INPhO)
 - One day a week on average, usually Thursday or Friday
 - Teaching: MI 611 Nanoscale MOSFETs and beyond CMOS devices Fall, MI xx Nanophotonics from Spring 2023
 - Thesis advisor in EDMI
 - Part of QSE




- Head of Laboratory of Nano and Quantum Technologies (LNQ) at PSI 60%
- Temporary status of research activities
 - Set-up and 4 students still at IBM, temporary solution until they finish their PhDs
 - Once Park Innovaare is finished will move set-up there
 - New activities will be principally located at PSI, students enrolled at EPFL



What I was working on recently







← Basel

ETHZ

Germany↑

Swiss Federal Institute of Technology Zurich

EPFL

Swiss Federal Institute of Technology Lausanne

PSI Paul Scherrer **Empa**

ETH Board

Swiss Federal Laboratories for Materials Testing

WSL **Eawag**

Swiss Federal **Swiss Federal** Institute of Aquatic Science and

Research Institute for Forestry, Snow and Landscape Technology



EPFL Two Lectures in this course

Wednesday

10:45 – 12:15 CMOS emerging architectures

- Technology scaling
- Transistor architectures
- CMOS processing

Friday

14:00 – 15:30 Beyond CMOS: Integrated Photonics

- Interconnect bottleneck
- Optical communication
- Photodetectors and Emitters on silicon

Data transmission

Questions welcome anytime – please interrupt me!

Computation




CMOS emerging architectures - Overview

- Technology scaling
 - Moore's law dead or alive
 - Technology nodes
- Transistor architectures evolution
 - Planar, FinFET, Nanosheet
- CMOS fabrication for advanced nodes



Basics: Metal-Oxide-Semiconductor Field Effect TransistorTransistor = electronic switch


Transistor off – no path between source and drain



Only a very small leakage current flows.

Device off, logic "0"

Transistor on – Conductive channel between source and drain



Current flows from S to D when there's a difference in potential

Device on, logic "1"


EPFL Basics 2

BJT – bipolar junction transistor


Complementary
 MOSFET technology
 combines n-channel and
 p-channel device →
 lowest power
 consumption of logic
 designs

 Other transistors used for other applications

 V_{dd} p-channel O Vout Vin O n-channel




HEMT – high electron mobility transistor



TFET – tunnel FET

This Lecture only deals with MOSFETs




... and many more

Drain



Technology scaling

EPFL Moore's law – dead or alive



G. moore, Electronics, Volume 38, Number 8, April 19, 1965

 Originally proposed in 1965 as a prediction of component cost

The complexity for minimum component costs has increased at a rate of roughly a factor of two per year (see graph on next page). Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000.

 Also interestingly predicted the dominance of silicon

Silicon is likely to remain the basic material, although others will be of use in specific applications. For example, gallium arsenide will be important in integrated microwave functions. But silicon will predominate at lower frequencies because of the technology which has already evolved around it and its oxide, and because it is an abundant and relatively inexpensive starting material.

Dennard scaling The engineering aspect of Moore's law

Device or Circuit Parameter	Scaling Factor
Device dimension t_{ox} , L , W	1/κ
Doping concentration N _a	κ
Voltage V	1/κ
Current I	1/κ
Capacitance $\epsilon A/t$	$1/\kappa$
Delay time/circuit VC/I	1/κ
Power dissipation/circuit VI	$1/\kappa^2$
Power density VI/A	1

Table 2 Scaling Results for Interconnection Lines

Parameter	Scaling Factor		
Line resistance, $R_L = \rho L/Wt$	к		
Normalized voltage drop IR_L/V	к		
Line response time R_LC	1		
Line current density I/A	К		

- Proposed at IEDM 1972 (two years before the more cited paper)
- Lays out the rules governing transistor scaling
- Power density already identified as important metric
- Limitations
 - EOT (t_{ox}): already ~1nm, cannot scale atoms indefinitely
 - Operating voltage (V) scaling slowed, due to finite subthreshold swing (TFETs)



Effects of dimensional scaling

Classical scaling (Bulk)


- Gate length getting shorter
- S/D contact area reduced
- BEOL metal pitch is reduced
- → patterning (lithography) challenges

Performance scaling

- Focus: device speed and I_{on} at low power
- Concern of short-channel effects (SCE) and impact of capacitance (leakage ↑, speed ↓)
- Reduced contact area (resistance ↑, speed ↓)


Moore's Law – CMOS Density Improvement

Slides borrowed from Jin Cai, TSMC IEDM 2019




https://en.wikipedia.org/wiki/Transistor_count

Moore's Law – A History Of Innovations



The Future of Computing – Next Generation Systems




First integrated circuit Size ~1cm² 2 Transistors

Moore's Law is under way Intel 4004 2,300 transistors

IBM P8 Processor ~ 650 mm²
22 nm, 16 cores
> 4.2 Billion Transistors


Al chip, 7 nm 1,472 cores 59.4 Billion Transistors





- Complexity and density continues to increase
- Frequency and power need to flatten out
- Cost? many flavors of devices, not all transistors are created equal

EPFL Innovation drives performance - not scaling




EPFL Technology node definition

Moore's Law: Density doubling → contacted poly pitch (CPP) and minimum metal pitch (MMP) need to scale by roughly 0.7x each node.

 $0.7x \text{ CPP} \cdot 0.7x \text{ MMP} \approx \frac{1}{2} \text{ area}$

1960s - 1990s

Roughly L_G



1990s - 2000s

- More aggressive
 L_G scaling
- DRAM metal pitch drives technology node
- ITRS roadmap provides guidance


Since late 2000s

- L_G scaling no longer follows
- Emergence of new architectures → changes transistor scaling
- Recent nodes purely fictive representing a given generation of chips

Courtesy of: https://en.wikichip.org/wiki/technology_node

CMOS Device Performance by Architecture N. Loubet, IBM, Engineering

 Historical move from a classical <u>Planar</u> device to transistors architectures with <u>extremely thin</u> <u>channel:</u> FDSOI Transistors covering CMOS Logic in the 32nm/22nm device nodes
 Significant breakthrough with the insertion of 1st FinFET technology at 14nm






Comparing Intel 10nm with Samsung & TSMC 7nm nodes

Many specs. are similar, possibly different target groups - denser SRAM pitch

		Intel		TSMC		Samsung	
Process Name P1274 (CPU) / P1275 (So		P1275 (SoC)	7FF, 7FF+0, 7HPC		7LPE@		
1st Production		2018		Q1, 2018		2019	
Lithography	Lithography	193 nm		193 nm		EUV	
	Immersion	Yes		Yes			
	Exposure	SAQP		SAQP		SE	
Wafer	Туре	Bulk		Bulk		Bulk	
	Size	300 mm		300 mm		300 mm	
Transistor	Туре	FinFET		FinFET		FinFET	
	Voltage	0.70 V		0.70 V			
		Value	14 nm Δ	Value	10 nm Δ	Value	10 nm 4
Fin	Pitch	34 nm	0.81x				
	Width	7 nm	0.88x	6 nm	1.00x		
	Height	53 nm	1.26x	52 nm	1.24x		
	Gate Length (Lg)						
Contacted Gate Pitch (CPP)		54 nm	0.77x	55 nm	0.84x	54 nm	0.79x
Minimum	Metal Pitch (MMP)	36 nm	0.69x	40 nm	0.95x	36 nm	0.7x
SRAM bitcell	High-Perf (HP)	0.0441 μm²	0.62x				
	High-Density (HD)	0.0312 μm²	0.62x	0.027 µm²	0.64x	0.0260 µm²	0.65x

Courtesy of: https://www.extremetech.com/computing/296154-how-are-process-nodes-defined

Technology as a marketing booster






Transition from an actual technology definition as financial driver for the semiconductor industry, to a marketing booster vaguely implying enhanced performance


EPFL Partial Summary: Scaling

- Moore's law in terms of device density and functionality continues.
- Frequency scaling does not because of power concerns, and multi-core architectures
- The technology node has lost its meaning in terns of a specific device dimension, but vaguely defines the next step in technology processes
- Hard to compare different technology flavors


Transistor architectures


Operating principle of the MOSFET





Linear operating region (ohmic mode)





Saturation mode at point of pinch-off

Saturation mode


O. Deleage and P. Scott, Wikipedia MOSFET

- Killer advantage is that almost no current is required to modify the channel conduction – unlike a BJT.
- Functionality: Modification of the conduction of the channel by the application of a gate bias
- The better the electrostatic coupling of the gate to the channel the more efficient the operation
- Readily lends itself to scaling and VLSI fabrication

Important MOSFET figures of merit

- **Drive Current:** Saturation regime $I_{D,sat} = \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} V_T)^2$
- **Mobility**, $\mu = \frac{q\tau}{m_{eff}}$ \rightarrow the speed with which free carriers move in an Efield is inversely proportional to the effective mass
- **Gate oxide capacitance:** $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{k_{ox}\epsilon_0}{t_{ox}}$, This is the capacitance which controls the amount of charge in the channel \rightarrow wants to increase it \rightarrow high-k dielectrics. Similar scaling applies to parasitic capacitances, but I those cases we want to reduce (low-k dielectrics or air)
- Subthreshold swing: steepness of the on-off transient of the transistor. Ideal case 60mV/dec@ 300K. The smaller the slope the less voltage is needed to switch the device on/off.
- Power consumption: $P_{total} \approx CV_{dd}^2 f(V) + I_{Leak}V_{dd}$

EPFL Scaling Limitations of the MOSFET




EPFL The Screening Length, λ

Encroachment of the electrical field from the drain, reduces the effective charge controlled by the gate, and reducing V_T.


The screening length or the natural length, λ , represents the penetration of the electric field lines from the drain into the channel.

☐ J. P. Colinge SSE vol 48, 2004



- To avoid being limited by SCE L_G should be greater than 5-10x λ.
- Depends on geometry, ε_{ox} , t_{ox} and t_{NW} .

Comparison of Planar vs. Nanowire Architecture




- Planar gate: limited electrostatic control of the channel
- Example: 8nm SOI, 1 nm SiO₂: $\lambda \approx 5$ nm \rightarrow L_G > 25 nm

- Surround gate (Nanowire):
 ultimate electrostatic control of channel
- Example: 8 nm SiNW, 1 nm SiO₂: $\lambda \approx 3.1 \text{ nm} \rightarrow L_G > 15 \text{ nm}$

NW device geometry yields improved scaling and better subthreshold swing


Device options for gate length scaling



Improving electrostatics $\rightarrow L_G$ scaling

Improved Lay-out efficiency Improved Lay-out efficiency

Exploiting the vertical direction




Solid lines: TSMC Simulation

Dash line: Scale length theory, Frank, Taur, Wong, 1998 EDL


□ Jin Cai, TSMC IEDM 2019

EPFL FinFET architecture




- 1989 proposed by Hitachi at IEDM (Hisamoto et al.) depleted lean-channel transistor (DELTA). A decade of intense university research follows.
- 2002: First 25 nm Ω -FinFET operating on just 0.7 volt demonstrated by TSMC
- Commercial production of nanoelectronic FinFET semiconductor memory started in 2010s
- 2012 Intel began releasing Tri-gate CPU technology
- Commercially produced CPU chips at 22 nm and below have utilised FinFET gate designs


finFET → **mproved lay-out efficiency**




EPFL Performance optimization

- Short-channel effects improve with diminishing fin width
- But, mobility degrades because of sidewall roughness scattering.
- Quantization also plays a role for thin fin widths
- Complex optimization as a function of wafer and fin orientation.









Jin Cai, TSMC IEDM 2019

EPFL Parasitic capacitance reduction

- Gate to S/D contact cap can be reduced by low-K or air spacer
- Benefit of partial air spacer is limited with gate height reduction
 - Full air spacer is desirable, need high-selectivity nitride spacer removal



Gate to contact parasitic cap



K. Cheng et al., 2016 IEDM (IBM)

GH=gate height; FH=fin height


T. Yamashita et al., 2015 VLSI (IBM)


Jin Cai, TSMC IEDM 2019


Contact Resistance Reduction

- Strategy: (1) reduce $\rho_{\rm C}$ (2) Increase contact area
- · Fin pitch and gate pitch reduction reduces contact area
 - Contact resistivity (ρ_c) reduction necessary to keep Rc low
 - Plenty of room to the theoretical lower limit

$$R_c = \frac{2\rho_C}{L_{CON}FP}(2FH + W_{FIN}) = 50 \Omega \mu m$$








- [1] J. Maassen et al., 2013 APL (Purdue): theoretical limit
- [2] N. Stavitski et al., 2008 TED (NXP): Si data
- [3] Y. Wu et al. (NUS), 2018 VLSI (NUS): GeSn data
- [4] H. Yu et al., 2016 TED (IMEC): Si data

21

Maximize Contact Area

- Nominal contact area reduces with CGP and fin pitch scaling
- Wrap-around contact (WAC) can maximize S/D contact area



N. Breil et al., 2017 VLSI (AMAT/IBM) N. Loubet et al., 2017 VLSI (IBM)

SiC:P

SiGe Epi

1.79 nm

CVD conformal Ti

Si/SiGe stacked Fin

23


5.97 nm

Gate-all-around (GAA) or Nanosheets

- The wrap-around gate architecture provides the optimum electrostatic control
- 1990: Proposed J.P. Colinge
- 2000's Silicon-on-nothing developed by ST Microelectronics
- Stacking of nanosheets allows for improved lay-out efficiency – more current than a single NW
- Improved SCE compared to FinFET only for thin sheets




silicon-on-nothing




M. Jurczak et al., 2000 TED





J.P. Colinge et al., 1990 IEDM



N. Loubet et al., 2017 VLSI


15 years of R&D on horizontal Gate-All-Around (h-GAA) Architecture.

(SC1-1)


 Device architecture evolved from a <u>single Nanowire</u> to <u>stacked Nanosheet</u> for technology competitiveness over FinFET: larger Weff/footprint and reduced capacitance

nm ground rules.

My thesis work at EPFL - Strained GAA FETs (2008)



- Dimensional scaling by self-limited oxidation
- Oxidation causes strain in NW → boosting mobility
- Triangular GAA or W-gate architectures



Stacked


nanosheet

EPFL Comparison: FinFET vs. Nanosheets

- Stacking of nanosheets allows for improved lay-out efficiency
- Improved SCE compared to FinFET only for thin sheets


Height

- Continuous width adds flexibility in design
- Width scaling limited by I_{eff}/C_{eff} performance trade-off → cannot make sheets arbitrarily wide



FinFFT

Silicon-on-Nothing: ST Microelectronics – 2000s





- The use of Si/SiGe superlattices is the key to stacked nanosheet processes.
- A controlled process which lends itself to mass production → possibility for multiple sheet stacking is evident.
- First device only top-gate
- Better performance than bulk and SOI
- Substantially improves the subthreshold swing
- Non-lattice matched stack

M. Jurczak et al. TED, 2000

Evolution towards stacked nanosheet


- 2004: Samsung: multi-bridgechannel MOSFET (MBCFET)
- Two stacked nanosheets
- Comparing single and double sheet performance






S.Y. Lee et al. VLSI Symp. 2004

- 2017: IBM demonstrates NS for 7nm and beyond ground rule
- Stacks of three with sizes ranging from 8 to 50 nm across.






N. Loubet et al. VLSI Symp. 2017

Basic nanosheet process

How to Make Nanosheets

Sacrificial layers, selective chemical etchants, and advanced atomically precise deposition technology are needed to make nanosheets.




A superlattice of silicon and silicon germanium are grown atop the silicon substrate.



A chemical that etches away silicon germanium reveals the silicon channel regions.



Atomic layer deposition builds a thin layer of dielectric on the silicon channels, including on the underside.




Atomic layer deposition builds the metal gate so that it completely surrounds the channel regions.

- Superlattice Si/SiGe (mechanical stresses and capacitances limits number of layers)
- Selective chemical etching of SiGe
 → leaves Si nanosheets suspended as bridges between source and drain
- Atomic-Layer-deposition (ALD) → fills the gap with high-k and gate metal.

P. Ye et al. IEEE Spectrum, 2019

EPFL SiGe etch for channel release

Key feature: variable width nanosheet on same wafer




- Complete removal of SiGe. Selectivity > 100:1 (SiGe:Si)
- Target → 5nm sheet thickness t_{si} with 0.5nm max variation.
- The thinner the sheet, the stronger the V_t and performance variation due to quantum effects


Nanosheet technology challenges

Long-channel stiction

Non-Optimized Process




After Optimized IL formation



N. Loubet, IBM, VLSI 2020


Limited thermal budget

- Ge diffusion in Si → impacts channel release.
- Limited to 1min @850 C ~0.4 nm



EPFL Nanosheet mobility


- Nanosheet channel mostly on (100) surface vs. FinFET on (110)
 - Highly unbalanced mobility: $\mu_{\text{N}} >> \mu_{\text{P}}$




- (110) FinFET vs. (100) Nanosheet: stronger N, weaker P
 - Adjusting W_N/W_P ratio can not fully recover delay penalty

Performance Benchmarking of NS vs. FinFET EPFL

Relative speed of FinFET and stacked Nanosheet-FET:






- Nanosheet-FET has superior intrinsic performance for any sheet width compared to FinFET
 - → better I_{eff}/C_{eff} trade-off
 - → Reduced C_{eff} for a given Active width

EPFL Vertical nanowire


IMEC and academic actors



https://www.imec-int.com/en/imec-magazine/imec-magazine-september-2017/the-vertical-nanowire-fet-enabler-of-highly-dense-srams


- Move from 2D to 3D lay-out
- Design and Lay-out very different
- gate length can be more relaxed without consuming a larger area on the wafer
- Relaxation in the nanowire diameter while preserving control over SCE → opportunity for high-mobility channels (limited by quantum effects in scaled channels)


Device integration: the channel-first approach




- Nanowire pillars are formed and doping is introduced prior to other processing steps.
- Different dopant concentrations for a nMOS/pMOS.
- Junction-less is another option

 Opportunities for alternative channel/Source materials





P. G. D. Agopian, TED 2015




A K. Moselund, EDL 2012


IMEC work on Vertical GAA FET


Epi sandwich film of doped-Si/SiGe/doped-Si (a)
Form 3D nano structure including vertical NW/NS and bridges (b)
Form NW/NS Channel and gate gap by selective atomic-layer-etch (c)
Si-cap epi
Form STI by SiO₂ dep. CMP and etch back SiO₂


Form self-aligned HKMG by ALD(d)


Form contacts for gate, source on bottom surface and drain on bridge















- Epitaxial sandwich structure of SiGe as vertical channel → Well defined L_G
- V-GAAFET $t_{Si} = 20 \text{ nm}, L_G = 60 \text{ nm}$
- SS_{sat} = 86 mV/dec, I_{on} = 37.6 uA/um, V_{d} = 0.65 V
- Projection w. buried interconnect:
 - Area reduction 22.5%,
 - Wire length reduction 14.4%
 - Capacitance reduction 28.4%


X. Jin et al, EDL 2019

EPFL Going vertical

Dense design without performance degradation, concepts





- Vertical stacked 6T SRAM proposed by IMEC
- 39% area reduction (per bit)



 Complementary III-V process, vertical direction exploiting different growth modes.

Going vertical is not new – 3D NAND flash





THE KOREA ECONOMIC DAILY

Companies

Norman investors

Deals Markets Culture & Trinch Perspectives Hidden Champions Future Unicorns

Farmings

Samsung works on industry's first 200-layer NAND as its Q2 profit jumps

The tech glant is also builtish with its second half outlook, although it remains cautious about the pandemic

By the files Lev, Min-Jun Suh and Impung Suk Song Jul 20, 2021 (Sone-Option) © 3 Min read

La K. Parat, Intel, IEDM 2018

- For Memory, stacking is crucial to achieve integration density → interesting to observe microelectronics tech. development
- 2020 SK Hynix unveiled 176 layer NAND
- 2022 Samsung working on 200+ layer stack

Device architectures summary

Options	Challenges	Strength	Readiness
Planar	SCE, limited scaling	Simple, low-cost, reliable	Production
FDSOI	SOI substrate	Low-power, better SCE than planar	Production
FinFET	Fin width scaling, limited Fin height	N/P balance	Production
Nanosheet	N/P imbalance, max. number of stacks	Improved SCE, sheet- width scalable	Development
Vertical NW	Lay-out & fabrication, RC	3D → relaxed dimensions	Research

CMOS Fabrication

EPFL Improving CMOS Performance: Materials Innovations

Elements Employed in Silicon Technology

hydrogen 1 H 1.0079 lithium 3 Li 6.941 sodium 11 Na 22.990	Be 9.0122 magnesium 12 Mg 24.305	e symbol stormic weight (mean relative mass) Beyond 2006 Beyond 2006								hellum 2 He 4.0026 neon 10 Ne 20.180 argon 18 Ar 39.948								
potassium 19	calcium 20		scandium 21	titanium 22	vanadium 23	chromium 24	manganese 25	Iron 26	cobalt 27	nickel 28	copper 29	zinc 30	gallium 31	germanium 32	arsenic 33	selenium 34	bromine 35	krypton 36
K	Ca		Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
39.098	40.078		44.956	47.867	50.942	51.996	54.938	55.845	58.933	58.693	63,546	65.39	69.723	72.61	74.922	78.96	79.904	83.80
rubidium 37	strontium 38		yttrium 39	zirconium 40	niobium 41	molybdenum 42	technetium 43	ruthenium 44	rhodium 45	palladium 46	silver 47	cadmium 48	indium 49	tin 50	antimony 51	tellurium 52	iodine 53	xenon 54
Rb	Sr		Y	Zr	Nb	Мо	Тс	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	Ĩ	Xe
85.468	87.62		88.906	91.224	92.906	95.94	[98]	101.07	102.91	108.42	107.87	112.41	114.82	118.71	121.76	127.60	126.90	131.29
caesium 55	barium 56	57-70	lutetium 71	hafnlum 72	tantalum 73	tungsten 74	rhenium 75	osmium 76	iridium 77	platinum 78	gold 79	mercury 80	thallium 81	lead 82	bismuth 83	polonium 84	astatine 85	radon 86
Cs	Ba	*	Lu	Hf	Ta	W	Re	Os	- Ir	Pt	Au	Hg	TI	Pb	Bi	Po	At	Rn
132.91	137.33		174.97	178.49	180.95	183.84	186.21	190.23	192.22	195.08	196.97	200.59	204.38	207.2 ununguadium	208.98	[209]	[210]	[222]
francium 87	radium 88	89-102	lawrendium 103	rutherfordium 104	dubnium 105	seaborgium 106	bohrlum 107	hassium 108	meitnerium 109	ununnilium 110	unununium 111	ununblum 112		114				
Fr	Ra	**	Lr	Rf	Db	Sg	Bh	Hs	Mt	Uun	Uuu	Uub		Uuq				
[223]	[226]		[262]	[261]	[262]	[266]	[264]	[269]	[268]	[271]	[272]	[277]		[289]				
	*lantha		lanthanum 57 La 138.91 actinium 89 Ac	cerium 58 Ce 140.12 thorium 90 Th	praseodymium 59 Pr 140.91 protactinium 91 Pa 231.04	neodymium 60 Nd 144.24 uranium 92 U	promethium 61 Pm [145] neptunium 93 Np [237]	samarium 62 Sm 150.36 plutonium 94 Pu [244]	europium 63 Eu 151.96 americium 95 Am	gedolinium 64 Gd 157.25 curium 96 Cm	65 Tb 158.93 berkellum 97 Bk [247]	dysprosium 66 Dy 162.50 californium 98 Cf [251]	holmlum 67 HO 164.93 einsteinlum 99 ES	erblum 68 Er 167,26 fermlum 100 Fm	thullum 69 Tm 168.93 mendelevium 101 Md (258)	ytterbium 70 Yb 173.04 nobellum 102 NO [259]		


→ Material Innovations → Complexity → Cost \$\$\$!

EPFL Advanced lithography process

- FinFETs 20-nm and 14-nm node technologies: 193 nm ArF immersion litho with multiple patterns has been mainly used in manufacturing
- For 7nm and beyond: 193 nm immersion with self-aligned double pattern (SADP) and self-aligned quadruple pattern (SAQP).
 - 193nm lithography reached its limit at 80nm. But chipmakers extended 193nm lithography far below this wavelength by using resolution enhancement techniques
- Extreme ultraviolet (EUV) lithography has been recognized as a promising candidate for the manufacturing of semiconductor devices as line space (LS) and contact hole (CH) patterns for 7 nm node and beyond.
- Single-patterning process production cost is greatly lower than that of "multi-patterning" of repeated pattern circuits → cost benefit of EUV.

EUV - the most complex piece of machinery in the history of the IC industry

- A power source converts plasma into light at 13.5nm wavelengths
- Droplet generator produces 25 μm tin droplets
- A CO₂ laser to fires a pre-pulse → turns the droplet into a pancake-like shape.
- The main pulse hits the pancake-like tin droplet and vaporizes it creating a plasma which emits EUV light at 13.5 nm
- Need to hit each droplet twice with the pre-pulse and main-pulse at 50,000 times a second.




https://semiengineering.com/why-euv-is-so-difficult/

EPFL EUV systems


- Light source power is critical for high-volume manufacture (HVM).
 High throughput = cost advantage
- Current standard ASML NXE3400B (250W EUV) → enables wafer throughput up to 140 wph.
- The masks operate in reflective mode
- Challenge EUV resists: correlation of resolution, line edge roughness, and sensitivity.


Henry H. Radamson et al. IMEC, Nanomaterials 2020




EPFL Strain as mobility booster

- Strain is used as mobility booster in Si-based processes
- Different strain beneficial for n- and pchannel devices
- Methods of strain application
 - Gate stack technology
 - Ge S/D processs. Increasing Ge content for smaller nodes
 - Shallow trench isolation
 - Nitride Contact-Etch Stop Layer (CESL)
- SEG of SiGe for S/D: critical process for device perfromance. Pattern and shape dependent. Critical T-dependence.








Henry H. Radamson et al. IMEC, Nanomaterials 2020

EPFL High-mobility channels

- Mobility in Si is limited, especially for holes.
- Planar processes can be more easily balanced by width-scaling
- Strain is used extensively to boost mobility in Si-technologies



J. del Alamo, Nature 2011


Ge Mobility and reduced leakage in NWs

- Ge has high electron/hole mobility and high DOS
- Confined channel geometry increases band gap and effective mass and suppresses BTBT leakage

NW: 6nm x 6nm nanowire

	Si (bulk)	Ge (bulk)	Si NW	Ge NW
μ_N (cm2/V-s)	1600	3900	300 ¹⁾	9001)
m_t/m_l	0.19/0.916	0.082/1.46	0.2952)	$0.092^{2)}$
μ_{p} (cm2/V-s)	430	1900	110 ¹⁾	255 ¹⁾
$\rm m_{HH}/m_{LH}$	0.49/0.16	0.28/0.044	0.4462)	0.1252)
E _G (eV)	1.12	0.66	~1.3	~1

1) Mobility at 5e12/cm² 2) Transport mass at band edge



Jin Cai, TSMC IEDM 2019

A. Toriumi, T. Nishimura, 2018 Jap. J. Appl. Phys. (U Tokyo)

S.-K. Su, E. Chen, J. Wu, 2018 SISPAD (TSMC)


EPFL New Materials: Merits of III-V

Characteristics

- High electron mobilities
- Optically active
- Tunable bandgap by composition
- Quantum phenomena start at larger dimensions (lower DOS)
- Large lattice and thermal mismatch to silicon → integration is challenging


Material/P roperty	Si	Ge	GaAs	InAs	InSb
m _{eff} *	0.19	0.08	0.067	0.023	0.014
μ _n (cm²/Vs)	1600	3900	9200	40,000	77,000
E _G (eV)	1.12	0.66	1.42	0.36	0.17
٤ _r	11.8	16	12.4	14.8	17.7

A. Pethe, et al. IEDM 26.3, 2005






III-V RF technology platform



- CMOS-compatible and self-aligned fabrication flow
- Based on in-house wafer bonding. Development of III-V process blocks
- State-of-the-art RF performance on silicon


Demonstration of advanced InGaAs FETs

Hybrid III-V/SiGe CMOS



L. Czornomaz et al. VLSI (2015)


(d) InGaAs/SiGe 6T-SRAM array




- The first and only demonstrations of InGaAs/SiGe circuits on Si are from IBM (ZRL)
- Based on TASE growth of III-V virtual substrates
- Combination with advanced RF process technology

EPFL Transfer to advanced CMOS platform

- III-V nanosheet MOSFETs on Si
- Bringing III-V channel FETs into advanced CMOS platform
- Development of growth and process modules at ZRL and transfer of technology to MRL 200 mm process line (IBM Yorktown)




S. Lee et al. IEDM 2018 (highlight paper)



EPFL Gate Workfunction Metalization


- Different metals for workfunction engineering
 - NMOS: TiAI(N)
 - PMOS: TiN
- Filling up with W
- Nanosheet technology: need ALD metals for coverage = challenging to control workfunction



Henry H. Radamson et al. IMEC, Nanomaterials 2020

Contact Metalization

- Cu interconnect beyond 7 nm is difficult, because of scalability of TaN liner.
- TaN ALD might be an option
- Barrier layers based on Co/Ru is an option
- For the same trench cross-section, barrier-less Ru and Co can outperform Cu
 - For Ru, the first cross-over with Cu occurs at around 16nm
 - For Co, the first cross-over with Cu occurs at around 12nm



I. Ciofi (imec). TED 2019

Advanced nodes require more rare metals










Rare World Metals Mint

- Smaller features require higher conductivity metals such as Co and Ru
- Price of advanced metals seems to scale with thin-film conductivity
- Metal consumption key part of cost reduction

EPFL CMOS production cost

Different cost segments dominate depending on device architecture and technology node.

Cost Modelling Shows Areas of Opportunity



EPFL Partial Summary: CMOS processing

- EUV has been essential in pushing single-digit nodes, but it adds a lot of complexity and cost
- Silicon mobility is limiting especially for 3D architectures like nanosheets. Different materials (SiGe and III-Vs) might help to boost mobility.
- Technology challenges includes
 - Controlling strain and mobility in stacked nanosheet technologies
 - Contact and line resistance
 - Gate dielectric scaling
- Total cost and cost segmentation evolves for different nodes and device architectures

Summary

EPFL Summary

- Moore's law in terms of device density and functionality continues.
- A lot of innovation is required to maintain performance and pure scaling is no longer enough
- For 14nm nodes and beyond advanced architectures like FinFETs and stacked nanosheets are required
- This entails massive challenges in process optimization and development of new tools for 3D technology processes


Here we covered only CMOS logic scaling.
In terms of the future of computing entirely new domains open up within AI and quantum computing. Increasing focus on memory.

→ There's never bin a more interesting era for microelectronics

Overall System Performance

Systems Performance Roadmap

Through Differentiated Technology



Timeline



Thank you for your attention – Questions?

PSI team 2022



Funding

EU FP7: E2SWITCH EU H2020:CONNECT, DIMENSION, INSIGHT, DESIGN-EID



See you, back on Friday for integrated photonics